

FILE COPY

UNITED STATES PATENT AND TRADEMARK OFFICE

 COMMISSIONER FOR PATENTS
 UNITED STATES PATENT AND TRADEMARK OFFICE
 WASHINGTON, D.C. 20231
 www.uspto.gov


Bib Data Sheet

CONFIRMATION NO. 5265

SERIAL NUMBER 09/871,978	FILING DATE 06/04/2001 RULE	CLASS 714	GROUP ART UNIT 2133	ATTORNEY DOCKET NO. 401191
------------------------------------	---	---------------------	-------------------------------	--------------------------------------

APPLICANTS
 Makoto Hatakenaka, Tokyo, JAPAN;
 Akira Yamazaki, Tokyo, JAPAN;
 Shigeki Tomishima, Tokyo, JAPAN;
 Tadato Yamagata, Tokyo, JAPAN;

**** CONTINUING DATA *******
 THIS APPLICATION IS A REI OF 08/964,236 11/04/1997 PAT 5,910,181
 WHICH IS A CIP OF 08/891,818 07/14/1997 ABN
 WHICH CLAIMS BENEFIT OF 60/021,829 07/16/1996
 AND SAID 08/964,236 11/04/1997
 CLAIMS BENEFIT OF 60/028,086 10/07/1996

**** FOREIGN APPLICATIONS *******

IF REQUIRED, FOREIGN FILING LICENSE GRANTED
**** 07/16/2001**

Foreign Priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no	STATE OR COUNTRY JAPAN	SHEETS DRAWING 14	TOTAL CLAIMS 18	INDEPENDENT CLAIMS 4
35 USC 119 (a-d) conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance				
Verified and Acknowledged Examiner's Signature: <i>[Signature]</i> Initials: _____				

ADDRESS
23548

TITLE
Semiconductor integrated circuit comprising synchronous DRAM core and logic circuit integrated into a single chip and method of testing the synchronous DRAM core

FILING FEE RECEIVED 870	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:	<input type="checkbox"/> All Fees
		<input type="checkbox"/> 1.16 Fees (Filing)
		<input type="checkbox"/> 1.17 Fees (Processing Ext. of time)
		<input type="checkbox"/> 1.18 Fees (Issue)
		<input type="checkbox"/> Other _____
		<input type="checkbox"/> Credit



Patent
Attorney Docket No. 401191

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

HATAKENAKA et al.

Application No.: 09/8719785

Art Unit: Unassigned

Filed: June 4, 2001

Examiner: Unassigned

For: SEMICONDUCTOR
INTEGRATED CIRCUIT
DRIVE COMPRISING RAM
WITH COMMAND DECODE
SYSTEM AND LOGIC
CIRCUIT INTEGRATED
INTO A SINGLE CHIP AND
TESTING METHOD OF THE
RAM WITH COMMAND
DECODE SYSTEM

RECEIVED
DEC 05 2001
Technology Center 2100

REQUEST FOR CORRECTED OFFICIAL FILING RECEIPT

Commissioner for Patents
Washington, D. C. 20231

Dear Sir:


An error has been noted on the Official Filing Receipt in the referenced patent application, namely, in the portion of the Domestic Priority Data as claimed by Applicant, the first entry should read THIS APPLICATION IS A REI OF 08/964,236, not 08/946,263. The error occurred at the United States Patent and Trademark Office since the correct application number was submitted on the Information Data Sheet accompanying this patent application at its filing on June 4, 2001.

In re Application of Haruhana et al.
Application No. 09/851,095

Please issue a Corrected Official Filing Receipt correcting this error.

Respectfully submitted,

LEYDIG, VOIT & MAYER, LTD.



Jeffrey A. Wyand
Registration No. 29,458

Suite 300
700 Thirteenth Street, N. W.
Washington, D. C. 20005
Telephone: (202) 737-6770
Facsimile: (202) 737-6776
Date: August 13, 2001
JAW:cmcg